Atomic Layer Deposition of Al₂O₃ on WSe₂ Functionalized by Titanyl Phthalocyanine

Jun Hong Park,†,¶ Sara Fathipour,*§,¶ Iljo Kwak,† Kasra Sardashti,‡ Christopher F. Ahles,† Steven F. Wolf,‡ Mary Edmonds,* Suresh Vishwanath,§,∥ Huli Grace Xing,§,¶,⊥ Susan K. Fullerton-Shirey,∥ Alan Seabaugh,*§,∥ and Andrew C. Kummel*,†,‡

†Materials Science and Engineering Program and Departments of Chemistry and Biochemistry, University of California, San Diego, La Jolla, California 92093, United States
‡Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana 46556, United States
§School of Electrical and Computer Engineering and ‡Department of Materials Science and Engineering, Cornell University, Ithaca, New York 14850, United States
∥Department of Chemical and Petroleum Engineering, University of Pittsburgh, Pittsburgh, Pennsylvania 15213, United States

* Supporting Information

ABSTRACT: To deposit an ultrathin dielectric onto WSe₂, monolayer titanyl phthalocyanine (TiOPc) is deposited by molecular beam epitaxy as a seed layer for atomic layer deposition (ALD) of Al₂O₃ on WSe₂. TiOPc molecules are arranged in a flat monolayer with 4-fold symmetry as measured by scanning tunneling microscopy. ALD pulses of trimethyl aluminum and H₂O nucleate on the TiOPc, resulting in a uniform deposition of Al₂O₃, as confirmed by atomic force microscopy and cross-sectional transmission electron microscopy. The field-effect transistors (FETs) formed using this process have a leakage current of 0.046 pA/μm² at 1 V gate bias with 3.0 nm equivalent oxide thickness, which is a lower leakage current than prior reports. The n-branch of the FET yielded a subthreshold swing of 80 mV/decade.

KEYWORDS: ALD, Al₂O₃, WSe₂, TiOPc, device

For decades the semiconductor industry has continuously scaled the channel dimensions of complementary metal–oxide–semiconductor (CMOS) field-effect transistors (FET) to increase the packing density and boost performance.¹ However, as transistor dimensions have decreased to a few nanometers, CMOS technology has faced short channel effects and rising leakage current in the off state, resulting in large power consumption.¹² Previous experimental and theoretical research has suggested employing ultrathin channel bodies or large band gap materials to suppress short channel effects³⁵–⁵ and enhance the gate control.⁵

Two-dimensional (2D) materials, such as WSe₂, are being explored for transistors⁷–⁸ and optoelectronic devices.⁹,¹⁰ WSe₂ has an electron (hole) effective mass of 0.34 (0.44)¹¹ and ambipolar behavior in transistors.¹² Field-effect mobility for p-channel (n-channel) FETs has been reported as 202–250 cm²/(V s) for monolayer WSe₂.¹³ In multilayer FETs, a wider range of mobilities has been reported: 500 cm²/(V s) for p-channel¹⁴ and 70 cm²/(V s) for n-channel.¹⁵ While the electrical properties of layered WSe₂ are promising, one challenge is the direct deposition of gate dielectrics due to the absence of surface dangling bonds. In contrast, successful methods of direct gate oxide atomic layer deposition (ALD) are now being reported on layered MoS₂.¹⁶–¹⁹ For example, on MoS₂, Liu and Azcatl report that it is only necessary to reduce the temperature to 473 K during ALD deposition to achieve a uniform Al₂O₃ thickness of ~10 nm.¹⁶,¹⁷ Replacing the water pulse with ozone is also effective for nucleating Al₂O₃ on MoS₂ at 473 K.¹⁸ More recently, remote O₂ plasma was demonstrated for seeding Al₂O₃ on MoS₂ again at 473 K.¹⁹ However, for the deposition of dielectric on WSe₂, Azcatl and co-workers report that the ozone pretreatment on WSe₂ yielded islands of Al₂O₃ and possible interfacial reactions, so the approaches reported to date do not appear to translate across TMD materials.²⁰

In this study, dielectrics with low leakage and low equivalent oxide thickness are demonstrated on WSe₂ using a titanyl phthalocyanine (TiOPc) monolayer (ML) as a seeding layer to nucleate ALD growth. Previously, the TiOPc seeding layer was integrated into graphene to deposit Al₂O₃ uniformly.²¹ The density functional theory (DFT) calculations show a high
binding energy of dimethylaluminum, exceeding 1.5 eV with binding to the O, N, and C sites in TiOPc/graphene; thereby the uniformly deposited Al$_2$O$_3$ was obtained on graphene, as well as the over 1000 nF/cm$^2$ maximum capacitance in graphene capacitors. Similarly, using the TiOPc seeding layer, a uniformly deposited Al$_2$O$_3$ layer was obtained on multilayer WSe$_2$; then top-gated FETs were fabricated onto Al$_2$O$_3$/TiOPc/WSe$_2$ to evaluate the electrical property of the deposited dielectric and the FET. The deposited Al$_2$O$_3$ described here has a 3.0 equivalent oxide thickness (EOT) and 0.046 pA/$\mu$m$^2$ at 1 V, which is a lower leakage current than previously reported gate oxides on transition metal dichalcogenides (TMDs), resulting in an 80 mV/dec subthreshold swing.

RESULTS AND DISCUSSION

Process Development on Epitaxial WSe$_2$. To develop the process, WSe$_2$ layers were first deposited on highly ordered
pyrolytic graphite (HOPG) by molecular beam epitaxy (MBE). Scanning tunneling microscopy (STM) and scanning tunneling spectroscopy (STS) measurements of the MBE WSe_2 on HOPG are shown in Figure 1. The coexistence of ML and bilayer (BL) WSe_2 on HOPG and bare HOPG is shown in Figure 1a. The deposited WSe_2 ML has heights of about 0.7 nm (the line trace provided in Figure S1 of the Supporting Information), consistent with the three atomic layers’ thickness (Se−W−Se) and prior AFM characterization of exfoliated single-layer WSe_2 flakes by Fang. An atomically resolved filled-state STM image of ML WSe_2 (Figure 1b) shows the honeycomb atomic lattice of the topmost Se layer. There are no noticeable point defects or dislocations present. As shown in the STM image, the lattice parameter of WSe_2 is 0.32 ± 0.01 nm (standard error), which agrees with previous crystallography data, reporting 0.328 nm. The Fourier transforms of the images in Figure 1b are shown as insets, confirming the hexagonal symmetry of the film; although the image is distorted due to thermal drift during the STM imaging, six distinct peaks are observed forming the hexagon shape (red arrows).

A ML of TiOPc was deposited on the MBE-grown WSe_2 on HOPG, and the empty-state STM image in Figure 1c shows a defect-free and highly ordered layer. The TiOPc molecular structure is shown in the inset of Figure 1c. No domain boundaries, large-scale defects, or second-layer growth of TiOPc is observed, indicating a flat-lying and single-crystalline order in the TiOPc ML. As shown in the molecularly resolved STM image of Figure 1d, the O atom is located on top of the central Ti atom; the polarity of the TiOPc molecule arises from binding of this O with the central Ti. The STM image of TiOPc in Figure 1d is slightly distorted by the thermal drift during STM imaging; however, a square lattice of TiOPc molecules is clearly observed. This single-crystalline square lattice is confirmed by the Fourier transform, shown in the inset of Figure 1d, where 4-fold symmetry indicated by nine distinct peaks is observed. The 4-fold crystalline structure of the TiOPc ML on WSe_2/HOPG is clearly distinguished from the honeycomb lattice structure of WSe_2 on HOPG. It is noted that in the present observation the desorption temperature of a TiOPc ML on WSe_2 (523 K) in the UHV chamber is lower than the desorption temperature of a TiOPc ML on HOPG (623 K); annealing of TiOPc/WSe_2 above 523 K results in the degradation of the TiOPc crystal structure (see the Supporting Information, Figure 2S). Therefore, it follows that the TiOPc ML has a weaker van der Waals interaction with WSe_2 than with HOPG.

A three-dimensionally rendered empty-state STM image of the ordered TiOPc ML is shown in Figure 1e. Each molecule shows a single bright peak, presumably from the central ring, while the outer aromatic rings show no significant features. This suggests that the highest tunneling currents occur at the titanyl group on the TiOPc molecules. The large electron collection at the center of the TiOPc can be interpreted as the titanyl up orientation as shown in Figure 1f, similar to the TiOPc ML on HOPG. Consequently, the central O, which is charged negatively, faces the vacuum, thereby providing potential binding sites for polar ALD precursors.

STS measurements of WSe_2/HOPG with and without TiOPc are used to determine how the surface electronic structure is changed upon TiOPc deposition, as shown in Figure 1g. The STS spectra on the TiOPc ML were recorded at the center of the molecules, as shown in the inset STM image in Figure 1g. The STS spectra show that the bare WSe_2/HOPG band gap is 2.05 ± 0.04 eV, and the Fermi level is positioned near the center of the band gap. The Fermi level is marked by the purple arrow at 0 V. TiOPc increases the density of states at both the valence band and conduction band, as indicated by the blue arrows, indicating a smaller band gap (1.44 ± 0.03 eV). Moreover, the Fermi level is positioned near the conduction band, indicating the WSe_2/TiOPc stack has n-type characteristics. It is noted that although the TiOPc/WSe_2/HOPG has a smaller band gap than WSe_2/HOPG, there are no midgap states, and deposition of a gate oxide may remove the band edge states since they can be due to weakly bound charge, which is eliminated by oxide bonding. A previous STS of Al_2O_3 deposition on TiOPc/HOPG showed that a few monolayers of Al_2O_3 increased the band gap as measured by STS.

After verifying the TiOPc seeding layer on MBE-grown WSe_2 via STM, the Al_2O_3 was deposited on the TiOPc/WSe_2 surface by the ALD process. It is noted that the bulk WSe_2 samples were employed for atomic force microscopy (AFM) and conductive AFM (C-AFM). Uniform deposition of Al_2O_3 on the bulk WSe_2 at 393 K assisted by a TiOPc seeding layer is confirmed by AFM. Figure 2a and b show topographic differences of ALD Al_2O_3 on bulk WSe_2 with and without the TiOPc seeding layer using the same ALD growth conditions. Because the ideal surface of WSe_2 (defect-free surface) does not possess dangling bonds, ALD nucleation occurs at defects or step edges. Figure 2a shows that the resulting surface has 5.5 nm deep pinholes with diameters at the 100 to 500 nm scale and a root-mean-square (RMS) surface roughness of 3.6 nm. In contrast, for the sample that includes a ML TiOPc seeding layer, the Al_2O_3 attaches uniformly on the TiOPc/WSe_2 without pinholes, as shown by the AFM image and the associated line trace in Figure 2b. As a result of the elimination of pinholes in the Al_2O_3/TiOPc/WSe_2 stack, the RMS roughness is decreased by more than a factor of 20 to 0.15 nm. This RMS roughness value is less than one-third of the RMS roughness obtained using a remote O_2 plasma-assisted, 120-cycle ALD Al_2O_3 film on MoSe_2.

Integrating the TiOPc seeding layer into the ALD process also decreases the gate leakage current, as shown in Figure 2c. Leakage current was measured by C-AFM in a dark box on a sample for which Al_2O_3 was deposited with and without the TiOPc seed layer, using conductive plateau AFM tips (nanosensors: PL2-NCH). For the sample without TiOPc, the diameter of the AFM tip is significantly small (1.8 μm) that it can contact the WSe_2 through pinholes in the Al_2O_3. Because the WSe_2 surface is electrically conductive, the current measured through a pinhole reaches the 10 nA compliance of the system. Conversely, because there are no detectable pinholes in the Al_2O_3/TiOPc/WSe_2 stack, the C-AFM tip contacts only the Al_2O_3 and the leakage current is reduced by more than 2 orders of magnitude. It is noted that the current does not return to zero at 0 V in the Al_2O_3/TiOPc/WSe_2 heterostructure. For a sweep rate from minus to plus 0.5 V/s, the minimum current is observed at 3.5 V, indicating some charging of traps. However, because the traps are likely present on the air-exposed oxide surface, they may be removed during gate metal deposition during FET fabrication. Therefore, the FET measurements described below are the preferred method to quantify the oxide quality.

The uniformly deposited Al_2O_3 and the interface at Al_2O_3 and TiOPc/WSe_2 are observed via transmission electron microscopy (TEM). Figure 3 shows the cross-sectional TEM.
images of the Al₂O₃/TiOPc/WSe₂ at two different magnifications. In Figure 3a, the deposited Al₂O₃ oxide fully covers the TiOPc/WSe₂; it is uniform and pinhole free, without observable defects. The thickness of the deposited TiOPc/Al₂O₃ gate dielectric stack is about 5.3 ± 0.05 nm, including the TiOPc seeding layer. It is noted that the given standard error includes the variation of thickness depending on the points in TEM image. Because TiOPc is an organic molecule that scatters electrons weakly, the precise boundary between the amorphous Al₂O₃ dielectric and the TiOPc ML cannot be resolved by TEM. Assuming a TiOPc ML thickness of 0.3 nm between the Al₂O₃ and WSe₂, the deposited Al₂O₃ is 5.0 ± 0.05 nm thick, which is consistent with a 1.0 Å/cycle growth rate. This growth rate is close to the reported 1.1 Å/cycle growth rate of Al₂O₃ deposited via ALD on Si(100) at 450 K. It is noted that the growth rate of Al₂O₃ does not depend strongly on temperature: it varies by only 0.1–0.15 Å in the growth temperature range of 373 to 443 K. After deposition of the dielectric on TiOPc/WSe₂, the surface of the WSe₂ remains well-defined, as shown in Figure 3b, indicating that the TiOPc is not reacting with the TMD during deposition.

To extract the dielectric constant of the deposited Al₂O₃, a Ni/Al₂O₃ (50 cycles)/TiOPc/graphene capacitor was fabricated with the same ALD recipe in the Methods section, as outlined in the Supporting Information. Graphene was employed since large-area graphene is available for the fabrication of metal-oxide-graphene capacitors, in contrast to small-domain WSe₂. In Figure S6 in the Supporting Information, the V-shape of the capacitance voltage curves is obtained resulting from the influence of the quantum capacitance of graphene. The maximum capacitance density is 1147 nF/cm², measured at 1 kHz. It is assumed that the
thickness of Al₂O₃ on TiOPc/graphene has identical thickness to Al₂O₃ on TiOPc/WSe₂ (5.3 ± 0.05 nm). Therefore, the static dielectric constant \( \kappa = 7.2 \pm 0.07 \) and the equivalent oxide thickness is 3.0 nm, using \( C_{OX} = \varepsilon_{r} \kappa / \varepsilon_{0} \). It is noted that TiOPc has about a 1.1–1.3 dielectric constant with about a 0.3 nm thickness; therefore the impact of the TiOPc seeding layer on the capacitance \( C_{cap} \) is nearly negligible.  

FET Gate Stacks on Exfoliated WSe₂. FETs were fabricated by depositing 50 ALD cycles of Al₂O₃ on exfoliated multilayer WSe₂, with a seeding monolayer of TiOPc, as discussed earlier and illustrated in the schematic diagrams of Figure 4a and b. It is noted that the exfoliated multilayer WSe₂ has a smaller band gap than the MBE-grown ML of WSe₂, as the desorption temperatures of TiOPc for both the exfoliated multilayer of WSe₂ and the MBE-grown ML WSe₂ are nearly identical because the TiOPc seeding layer relies on nonbonding van der Waal interactions with WSe₂. Therefore, since the TiOPc interaction strengths with the WSe₂ ML and multilayer are nearly identical, it can be hypothesized that both the TiOPc seed layers on these two surfaces would have similar ALD reaction behavior.

Optical and scanning electron micrographs of one FET are shown in Figure 4c. The transistors are center-gated, and the electrical results were taken on four transistors with device geometries summarized in Table 1. Transfer characteristics (Id vs Vgs), shown in Figure 4d, were measured under vacuum and in the dark at 300 K. The ambipolar behavior results from electron accumulation at positive bias and hole accumulation at negative back-gate bias. As the back-gate bias increases from \(-3 \) to \(-1.3 \) V, the drain current decreases by 2 orders of magnitude due to reduction of hole injection into the WSe₂ channel. As back-gate bias continues to increase from \(-1.3 \) to \(3 \) V, the drain current increases by 4 orders of magnitude, resulting from injection of electrons. The minimum current occurs at a negative voltage, suggesting a positive interfacial charge in the underlying Al₂O₃, giving rise to n-type conductivity at zero back-gate bias. The highest current density is obtained in the electron branch, 1 nA/μm. This low current density suggests that the on-current is limited by the Schottky contact and not the transistor. It is noted that the on/off ratio of 10⁶ obtained here on an 11 ML WSe₂ channel can be expected to increase to 10⁸ by reducing the channel thickness to 1 ML as obtained by Liu.  

The on-current observed here using the Pd/Ti/WSe₂ contact is approximately 1 nA/μm at \( V_{DS} = 1 \) V and \( V_{BG} = 3 \) V. This is comparable to the finding of Liu for Ti/WSe₂ of 7 nA/μm at \( V_{DS} = 1 \) V and \( V_{BG} = 30 \) V. The ambipolar characteristic of multilayer WSe₂ agrees with prior reports.  

The 5.3 ± 0.05 physical layer thickness of the Al₂O₃/TiOPc/WSe₂ FET reported here has a leakage current density of 0.046 pA/μm² at 1 V gate bias. There is uncertainty in the value of the relative dielectric constant for Al₂O₃. The error bar shown in Figure 4e places the dielectric constant in the range 7–9. The value of 7 is obtained from a separate single measurement of ALD Al₂O₃ grown under nominally the same conditions on graphene. This dielectric constant value corresponds to an EOT of 3 nm. The range 7–9 for the dielectric constant corresponds to the range 2.3–3 nm for EOT. The relative dielectric constant of \( \varepsilon_{r} = 9 \) was used in our early report where an EOT of 2.2 nm was reported on a film with an estimated physical thickness of 5 nm.  

Table 1. Summary of Exfoliated WSe₂ FETs Geometries

<table>
<thead>
<tr>
<th>FET</th>
<th>( L_{CH} ) (μm)</th>
<th>( W ) (μm)</th>
<th>( L_{GD} ) = ( L_{CG} ) (μm)</th>
<th>measurements</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2.5</td>
<td>3</td>
<td>0.5</td>
<td>( I_{D} - V_{BG} )</td>
</tr>
<tr>
<td>2</td>
<td>2.4</td>
<td>4.5</td>
<td>0.45</td>
<td>( I_{D} - V_{BG} )</td>
</tr>
<tr>
<td>3</td>
<td>2.2</td>
<td>3</td>
<td>0.35</td>
<td>subthreshold swing</td>
</tr>
<tr>
<td>4</td>
<td>0.58</td>
<td>3</td>
<td>0.4</td>
<td>( I_{D} - V_{BG} ) breakdown</td>
</tr>
</tbody>
</table>

Figure 4e benchmarks the measured gate current density from prior oxide reports 2–5 on Si and best high-k oxides on TMDs, including the present result on WSe₂. All the results were obtained at 1 V, except Yang’s report on MoS₂, which was obtained at 3 V. It is noted that different metal contacts have different alignment of their Fermi levels with respect to the conduction and valence bands, resulting in different barrier heights for electron/hole transport. Therefore, the metal contacts employed in each case are specified in Figure 4e.  

There are few gate current reports on thin TMD gate stacks. Britnell  reported the gate current density in graphene/hexagonal boron nitride (h-BN)/graphene stacks for 1 to 4 MLs of h-BN. While the EOT of BN is the lowest of any TMD gate dielectric, the gate current density of Britnell’s report far exceeds device targets set by the International Technology Roadmap for Semiconductors (ITRS).  The best prior report of a high-k oxide/TMD gate stack is the Al₂O₃ on MoS₂ by Yang, with an EOT in the range 2.9 to 3.7 nm, assuming that the dielectric constant is in the range 7 to 9. The reported gate current density in Yang’s oxide was 0.1 pA/μm² measured at 3 V. While Zou’s current density for HfO₂/Y₂O₃ on MoS₂ is 2 times smaller than the current density reported in this work, the EOT is more than 1.4 times larger. Because the leakage current increases exponentially as the dielectric thickness decreases, the result shows that the TiOPc seeding process on WSe₂ successfully scales the EOT without sacrificing the leakage current density. The present measurements using the TiOPc functionalization layer stand as the lowest measured gate current density with EOT below 3 nm achieved to date on TMDs.  

The top-gate FET transfer characteristics are displayed in Figure 5 for a device with a channel length of \( L_{CH} = 2.4 \) μm, width of \( W = 4.5 \) μm, and gate-to-drain and gate-to-source spacing of \( L_{GD} = L_{CS} = 450 \) nm. The back gate is biased to obtain (a) n-channel or (c) p-channel FET transfer characteristics. The corresponding band diagrams shown in Figure 5b and d provide a self-consistent explanation of the observed characteristics. Referring to band diagrams in Figure 5b and d, maximum currents are limited by the reverse-biased Schottky barriers, and the minimum currents are obtained when the gate bias raises the channel barrier potential above the controlling Schottky barrier. A subthreshold swing of 133 mV/decade is obtained in the electron branch with an on/off current ratio as high as 5×10⁶. The p-FET characteristic has on/off ratio of 100 with a higher subthreshold swing of 390 mV/decade.  

A lower subthreshold swing of 80 mV/decade was obtained on a device with \( L_{CH} = 2.2 \) μm, \( W = 3 \) μm, and \( L_{SG} = L_{DG} = 350 \) nm, as shown in Figure 6a. Since the gate oxide was the same on these devices, the improvement is likely related to lower interface trap density or variability in thicknesses from flake to flake. Double sweep measurements with a sweep rate of 54 mV/s show that forward and backward sweeps, expanded in Figure 6b, differ by a maximum value of 40 mV. From this shift and using the geometrical capacitance of the gate stack a trap density of approximately \( 2.8 \times 10^{11} /cm² \) is achieved. It is noted that subthreshold swings as low as 60 mV/decade have been reported by Fang on a monolayer WSe₂ p-FET with NO₂
doping of the contact regions. Therefore, it can be hypothesized that the subthreshold swing of Al2O3/TiOPc/WSe2 can be further decreased by employing a single layer of WSe2 and a proper doping process on S/D regions.

To obtain the breakdown voltage, drain and source voltages were set to zero, while the top-gate voltage was swept between 0 and 6 V. This measurement was done on a device with \( L_{\text{CH}} = 2.2 \mu\text{m}, W = 3 \mu\text{m}, \) and \( L_{\text{SG}} = L_{\text{DG}} = 350 \text{ nm}. \) The breakdown voltage characterization was made on a FET with \( L_{\text{CH}} = 580 \text{ nm}, W = 3 \mu\text{m}, \) and \( L_{\text{SG}} = L_{\text{DG}} = 40 \text{ nm}, \) with \( V_{\text{D}} = V_{\text{S}} = 0 \text{ V}. \)

At approximately 5 V the breakdown field of the oxide is reached, corresponding to approximately 10 MV/cm. This is higher than the best prior report on breakdown field of a high-k...
oxide on epitaxial graphene (8 nm $\text{HfO}_2$/2 nm $\text{Al}_2\text{O}_3$) and MoS$_2$ ($\text{HfO}_2$/3 nm $\text{Y}_2\text{O}_3$), and 7 and 4.5 MV/cm, respectively.

CONCLUSION
A scalable ALD gate process for WSe$_2$ is shown, which uses TiOPc as a seeding layer. STM measurements show that TiOPc molecules tile uniformly without pinholes on WSe$_2$ with 4-fold symmetry. Because TiOPc molecules can provide multiple high binding energy adsorption sites to TMA, uniform deposition of $\text{Al}_2\text{O}_3$ is obtained without noticeable pinholes, as shown by AFM. Due to the elimination of pinholes in the deposited $\text{Al}_2\text{O}_3$ on TiOPc/WSe$_2$, the leakage current measured by gateless conductive AFM is reduced by over 2 orders of magnitude compared to $\text{Al}_2\text{O}_3$/WSe$_2$. To evaluate the quality of the deposited dielectric, FETs were fabricated on multilayer WSe$_2$. The top-gated WSe$_2$ FET possesses an EOT of 3.0 nm and leakage current of 0.046 pA/$\mu$m$^2$ at 1 V gate bias. This leakage current is lower than previous deposited dielectrics on TMD materials with reasonably low EOT. The barrier height of 3.3 eV is extracted from Fowler–Nordheim $I$–$V$ characteristics near breakdown for the $\text{Al}_2\text{O}_3$/TiOPc/WSe$_2$ gate stack. The process is broadly extensible to graphene, WSe$_2$ and related materials, and other transistors, such as tunnel FETs.

METHODS

The initial process development in the seeding layer deposition for this paper utilized WSe$_2$ grown by MBE on HOPG. Although the fabrication of the device can be performed on exfoliated WSe$_2$, it is extremely difficult to perform STM/STS with a few micrometer sized exfoliated WSe$_2$ flakes, MBE-grown WSe$_2$/HOPG has been employed for STM and STS. The WSe$_2$ layers were deposited by MBE in an ultra-high-vacuum system (RIBER, MBE 32) on the HOPG; the HOPG samples were cleaned by multiple exfoliation, before transferring the HOPG sample into the UHV chamber. Afterward, the HOPG samples were gradually heated to 1073 K with a 70 K/min heating rate; then the growth temperature was held at 1073 K for 20 min. Once the growth temperature equilibrated at 1073 K, elemental W from an electron beam source and elemental Se from a Knudsen cell were dosed onto the HOPG substrates simultaneously. After deposition of WSe$_2$ on the HOPG samples, WSe$_2$/HOPG samples were cooled from 1073 to 670 K to deposit a Se capping layer on the WSe$_2$/HOPG. Thick Se capping layers (20 nm) were employed to prevent oxidation of the MBE WSe$_2$/HOPG during wafer transfer to a low-vacuum container (20 mTorr) from the MBE chamber to the STM/STS chamber (from U. Notre Dame to UC San Diego). After transferring the WSe$_2$/HOPG into the UHV (Omicron, base pressure $<1 \times 10^{-10}$ Torr), samples were annealed at 750 K for 120 min to remove the Se cap and ambient adsorbates.

The MBE deposition of single TiOPc MLs was performed with a differentially pumped effusion cell (Eberl MBE – Komponenten), attached to the Omicron UHV chamber. During deposition of the TiOPc seeding layer, WSe$_2$ samples were held at 373 K in the UHV chamber ($1 \times 10^{-10}$ Torr), while the TiOPc source was sublimated at 633 K in the effusion cell ($2 \times 10^{-10}$ Torr). Subsequently, the multilayers were annealed at 473 K for 6 min to obtain a flat-lying ML of TiOPc as determined by STM. All STM and STS were performed at 100 K in a variable-temperature STM system (base pressure $5 \times 10^{-11}$ Torr) using electrochemically etched tungsten tips.

For top-gated FETs, exfoliated WSe$_2$ was employed (2D Semiconductors). Back contacts were deposited by electron-beam evaporation of Ti/Au (5 nm/100 nm) onto the p$^+$ Si wafer. On the top surface, 27 nm of $\text{Al}_2\text{O}_3$ was deposited by ALD. Multilayer WSe$_2$ flakes were exfoliated onto the 27 nm $\text{Al}_2\text{O}_3$ layer. The source/drain contacts were patterned on the flakes for source/drain contacts using electron-beam lithography (EBL) followed by electron-beam deposition of Ti/Pd (0.8/90 nm) and lift off. To functionalize the surface for ALD, a ML of TiOPc was deposited on WSe$_2$ by organic MBE, using the system referred to above. As described above, after deposition of thick TiOPc layers on WSe$_2$, FETs, TiOPc/WSe$_2$/Al$_2$O$_3$/Si FETs were annealed at 473 K for 6 min to obtain a single TiOPc ML on the WSe$_2$/Al$_2$O$_3$/Si FETs. Afterward, the TiOPc/WSe$_2$ FETs were transferred to the ALD reactor in air within 10 min.

Deposition of $\text{Al}_2\text{O}_3$ was performed in a commercial ALD chamber (Beneq model TFS 200). In the Beneq tool, ALD was initiated by dosing of 50 TMA prepulses, followed by ALD of $\text{Al}_2\text{O}_3$, while the WSe$_2$ samples were held at 393 K. The TiOPc seeding layer can be desorbed from WSe$_2$ at 473 K; therefore, this sets a limit on the ALD temperature. The pulse sequence and times used were 200 ms TMA, 6 s $\text{N}_2$ purge, 50 ms H$_2$O, and 6 s $\text{N}_2$ purge, repeated 50 cycles. No postdeposition anneal of the FET gate stack was performed. Finally, the top gate contacts were patterned using EBL, followed by thermal evaporation of 160 nm of Pt and lift off. The device measurements of fabricated FETs were carried out in a vacuum probe station at a pressure of 1.2 $\times$ 10$^{-6}$ Torr in the dark box.

ASSOCIATED CONTENT

3 Supporting Information

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acsnano.6b02648.

Experimental details (ALD, STS, and fabrication of capacitors and devices), ALD deposition on other 2D materials, XPS, and KPFM (PDF)

AUTHOR INFORMATION

Corresponding Authors
*E-mail: Sara.Fathipour.1@nd.edu.
*E-mail: seabaugh.1@nd.edu.
*E-mail: akummel@ucsd.edu.

Author Contributions
¶, J. H. Park and S. Fathipour contributed equally to this publication.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

This work is supported in part by the National Science Foundation Grant DMR 1207213, by the Center for Low Energy Systems Technology (LEAST), a STARnet Semiconductor Research Corporation (SRC) program sponsored by MARCO and DARPA, and by the SRC Nanoelectronic Research initiated through the South West Academy of Nanoelectronics (SWAN).

REFERENCES

(2) Sakurai, T. Perspectives of Low-Power VLSIs. IEICE T Electron 2004, E87c, 429–436.


