ECS Transactions, 35 (4) 175-189 (2011) 10.1149/1.3572282 ©The Electrochemical Society

Atomic Imaging of Atomic H Cleaning of InGaAs and InP for ALD

Wilhelm Melitz^{1, 2}, Jian Shen^{1, 2}, Tyler Kent^{1, 2}, Ravi Droopad³

Paul Hurley⁴ and Andrew C. Kummel²*

 ¹Materials Science & Engineering Program, ²Department of Chemistry & Biochemistry, University of California, San Diego, La Jolla, CA, 92093 USA
³Department of Physics, Texas State University, San Marcos, TX 78666 USA
⁴Tyndall National Institute, University College Cork, Lee Malting, Cork, Ireland

*Corresponding author: akummel@ucsd.edu

Air exposed III-V surfaces nearly always have electronic defects which prevent full modulation of the Fermi level thereby impeding their use in practical semiconductor devices such as metal oxide field effect transistors (MOSFETs). For a high speed device, the air induced defects and contaminants need to be removed to reduce trap states while maintaining an atomically flat surface to minimize interface scattering thereby maintaining a high carrier mobility. Using in-situ atomic scaling imaging with scanning tunneling microscopy, a combination of atomic H dosing, annealing and trimethyl aluminum dosing is observed to produce an ordered passivation layer on air exposed InGaAs(001)-(4×2) surface with only monatomic steps. A similar atomic H cleaning procedure has been demonstrated to produced an ordered passivation layer on air exposed InP(100).

Introduction

Several hundred research papers are published each year upon development of MOSFETs using III-V semiconductors, especially InGaAs [1]. To enable low power MOSFET operation, a low supply voltage is required, the semiconductor must have high mobility and high saturation velocity, the oxide-semiconductor interface must have a low density of trap states (D_{it}), and the oxide-semiconductor interface must be nearly atomically flat. Surface channel III-V MOS devices can be fabricated with atomic layer deposition (ALD) high-K gate-first processes [2-5] which are similar to silicon processes for SiO₂ growth on silicon or ALD of high-K on silicon [6-10]. For silicon, the only commercial ALD high-k fabrication process is a replacement gate process (a type of gate last process) to avoid processing induced damage [11]. By using a gate-last process, the dielectric and oxide/semiconductor interface can avoid major damage from processing; however, the key to a gate-last process is the condition of the III-V channel prior to dielectric deposition. It has been shown that ALD of trimethyl aluminum (TMA) [12, 13] or tetrakis(ethylmethylamino)hafnium (TEMAH) [14] on III-V has self-cleaning properties by reducing the presence of As-O and Ga-O bonds. However, for high quality dielectric semiconductor interfaces, further reduction or cleaning may be required and the interface

must be atomically flat. Furthermore, aggressive oxide thickness reduction (EOT scaling) is needed to fabricate small gate length devices with small subthreshold swings, and aggressive EOT scaling requires a very high uniform ALD nucleation density with no pinholes due to surface contaminants [15]. The key barrier to a very practical problem is a simple surface chemistry challenge: development of a chemical process, which removes all air induced defects and contaminants and leaves the III-V surface flat and electrically active for high nucleation density ALD gate oxide deposition which unpins the Fermi level.

While InGaAs(100) is the most common channel material for high mobility channels, InP(100) has been used successfully as a capping layer on the narrower bandgap InGaAs(100) channel. By using the InP layer, the energy level of the defects can be controlled. However, minimal trap and fixed charge density at the oxide/InP(100) interface are still critical issues. The purpose of comparing InP to InGaAs is motivated by recent results using an InP layer on scaled MOSFETs [16, 17]. The wide bandgap layer might influence the energy levels of the density of interface trap states (D_{it}) loacted at the oxide/semiconductor interface and their impact on the on and off currents. If the D_{it} of the dielectric/InP interface moves higher towards the conduction band edge of the InP capping layer and away from the energy levels in the InGaAs bandgap over which the Fermi level is modulated, an improvement in device performance may occur. For InP, the Fermi level pinning position is usually 0.12eV below the conduction band edge [18]. The InP layer may also act as an electrostatic control layer which would confine carriers in the channel, and the mobility of the carriers might improve by decreasing surface scattering. The surface scattering in the channel with an oxide/InP/InGaAs stack should be better than for a simple surface channel oxide/InGaAs stack because the latticed matched In_{0.53}Ga_{0.47}As and InP should produce a well ordered interface with low surface roughness in comparison to an InGaAs/oxide interface.

Atomic H cleaning of GaAs, InGaAs, and related semiconductors has been investigated [19-26]. Traditional atomic H cleaning is performed at elevated temperatures as surface preparation for molecular beam epitaxial growth. Atomic H cleaning of InP has also been studied by many group using RHEED [27, 28], and XPS [26, 29, 30]. This study investigates the atomic H cleaning at 380°C with post cleaning annealing to determine the influences of cleaning and annealing temperature on electronic structure as well as surface defects, roughness, and step density. This is in contrast to previous works which did not study the influence of post cleaning annealing. These post cleaning annealing studies are enabled use of in-situ atomic structure characterization using scanning tunneling microscopy (STM). Atomic H has been shown to unpin GaAs [24]; however, it induces surface etching [23, 31, 32]. Previous STM studies of atomic H cleaning of GaAs(100) showed there was a high step density which could be reduced by annealing in an As₂ flux [25]; while an excellent solution for MBE growth of quantum wells, this technique would be difficult to implement in an ALD tool. For GaAs, the atomic H etch rate increases with temperature as well as pressure of atomic H [33]. Etching must be minimized since it can induce surface roughness, which is incompatible with the thin channel structures required in low power highly scaled devices [10, 34, 35]. By employing STM of atomic H cleaned surfaces, the surface features can be studied at the atomic level.

In the present study, the InGaAs samples are 0.2µm thick $In_{0.53}Ga_{0.47}As$ layer grown by MBE on commercially available InP wafers. The MBE-grown InGaAs layers are doped *n*-type and *p*-type with a doping concentration of 2×10^{18} cm⁻³ of Si and Be dopants. Following MBE growth, all samples are capped with a 50nm As₂ layer and shipped/stored under vacuum before being loaded into the UHV chamber. The As₂ capped samples allow for comparison of pristine samples to air exposed/H cleaned samples. A diagram of the system chamber can be seen in Figure 1.



Figure 1: Diagram of ultra high-vacuum (UHV) system chamber. The scanning probe microscopy (SPM) chamber has base pressure $2x10^{-11}$ Torr. The SPM chamber contains an Omicron STM/AFM VT capable of performing STM, STS, atomic force microscopy (AFM), Kelvin probe force microscopy (KPFM). The preparation chamber has base of $1x10^{-10}$ Torr, and the atomic H cracker is located in the preparation chamber. The preparation chamber also contains a dual anode x-ray photoelectron source and analyzer, mass spectrometer, tip cracker, and low energy electron diffraction (LEED). The load lock is pumped by a turbomolecular pump to achieve a base pressure of 1 x 10^{-7} torr; the turbomolecular pump is also used to remove any residual water in the load lock that might react with the TMA.

The InGaAs samples are loaded into an Omicron UHV chamber with base pressure below 1×10^{-10} Torr. Samples are decapped in UHV and annealed at 450-470 °C to form the InGaAs(001)-(4×2) surface reconstruction in the preparation chamber. Further details concerning the samples and preparation methods are published in reference [36]. Once the decapped surface structure is confirmed with STM in the scanning probe microscopy (SPM) chamber with a base pressure of 2×10^{-11} Torr, the decapped sample is transferred to the load lock and exposed to air for 0.5-30 minutes. Using an Oxford Applied Research TC-50 thermal gas cracker in the preparation chamber, the sample is cleaned with atomic H at various sample temperatures and dose times with a H₂ pressure of $1-2 \times 10^{-6}$ Torr. The percent of atomic H from the thermal

cracker at 65 watts is \sim 50%, and the thermal cracker was operated at 60 watts. The flux of all gas at the sample surface is a mixture of the recombined background H₂ and the stream of atomic H from the thermal cracker. The background H₂ should be inert; therefore, the reduction in surface oxides is from the atomic H produced with the thermal cracker; however, the exact dose of atomic H is unknown. Therefore, each hydrogen source and dosing system will have different fluxes and require calibration to the dosing times reported in this manuscript. Following the atomic H cleaning, the sample is annealed to 460-480 °C to regain the InGaAs(001)- (4×2) surface reconstruction, and STM is employed to determine the reconstruction, defect density, and surface roughness. The TC-50 thermal cracker employs a hot iridium tube to crack the H₂ molecules thereby avoiding contamination that can occur with hot tungsten filaments and or formation of ions that can occur with a plasma source; both metal contamination and ion bombardment are likely to negatively influence surface cleaning, ordering, and electronic passivation. The deposition of TMA is performed in the load lock. Prior to ALD dosing, the load lock is baked over night until it reaches a base pressure below 1×10^{-7} Torr to avoid water contamination (commercial ALD tools employ hot walls, which is a similar but faster technique). The sample is exposed to 1×10^{-3} -1x10⁻² Torr of TMA vapor for 5 seconds at room temperature (RT) followed by a 250 °C anneal in the preparation chamber

A similar sample procedure was used for the InP samples. The InP samples employed in this study are from an InP wafer with 1µm of InGaAs channel layer doped with 4×10^{18} cm⁻³ of Si channel layer and a 2nm InP undoped surface top layer. The samples were first degassed for several hours at 150 °C, followed with an exposure of atomic H to remove the oxide. The surface was inspected with STM to determine the quality of the cleaned surface. A comparison to a decapped surface was not performed because InP does not have an equivalent capping and decapping method used for the InGaAs. The goal is to use the same surface preparation from InGaAs on InP to prepare the surface for an ALD gate oxide deposition. After atomic H cleaning, the InP surface was exposed to 1×10^{-3} -1×10^{-2} Torr of TMA vapor for 5 seconds at room temperature (RT) followed by a 250 °C anneal in the preparation chamber.

Results and Discussion

<u>InGaAs(100)</u>: Figure 2(a) shows the STM image of the decapped InGaAs(001)-(4×2) surface. The decapped surface includes two distinct defects: dark horizontal features (black rectangle) and bright vertical features (white rectangle). After the InGaAs(001)-(4×2) surface is exposed to air for 0.5 minutes, an amorphous film is observed by STM, Figure 2(b). Note the surface was annealed to 200 °C in order to achieve stable STM images. This oxide film should consist of primarily As₂O₃, Ga₂O₃, and In₂O₃ [20]. Figure 2(c) shows a surface exposed to air for 30 minutes followed immediately by atomic H cleaning at 380 °C for 30 minutes. The atomic H cleaned surface shows dark features (red rectangle) consistent with monolayer etch pits; however, there is a reduction in the other defects observed on the decapped surface. Figure 2(d) shows the atomic H cleaned surface after an anneal of 460-480 °C for 10 minutes showing an increase in terrace size and uniformity. The densities of horizontal dark defects (black rectangle) appear to be similar to the decapped surface while the vertical defects are drastically reduced. There are some bright vertical features, but the structures appear different from the features on the initial decapped surfaces.



After Atomic H dose



[110] [110] [110]

Figure 2: 100×100 nm² filled state STM image of InGaAs a) decapped surface, b) air exposed and annealed to 200 °C surface, c) surface after 30 minutes air exposure followed by 30 minutes dose of atomic H at 380 °C, and d) surface after 30 minutes air exposure, 30 minutes dose of atomic H at 380 °C, and a high temperature anneal to 460-480 °C. The black rectangles show dark horizontal defect features, white rectangles indicate vertical bright defect features and red rectangles show dark surface features seen after atomic H dosing which might be from surface etching. After annealing to 460-480 °C, the surface contains fewer dark horizontal defects and bright vertical defects.

Figure 3(a) is an STM image of the decapped surface showing \sim 242 (manually counted) of the bright vertical defect features with large terraces. After exposure to air

for 30 minutes and a 30 minute dose of atomic H at 400 °C, the number of bright vertical defects is reduced to \sim 70 in Figure 3(b); however, the STM image shows reduction in terrace size because of the dark monolayer deep etch features. Finally, if the sample is annealed to 460-480 °C the bright features are further reduced to \sim 50 in Figure 3(c), and the terrace size is restored to almost the same size as the decapped surface.



30min air exposure 30min H dose @380 °C

30min air exposure 30min H dose @380 °C and 460-480 °C anneal

Figure 3: 500×500 nm² filled state STM image of InGaAs a) decapped surface, b) 30 minutes air exposure followed by 30 minutes dose of atomic H at 380 °C, and c) after high temperature anneal to 460-480 °C. The terrace sizes improve with high temperature annealing. The atomic H dosed surface shown in (b) has a large density of dark surface features which are no longer present in (c). The inset in (b) includes large (black arrow) and small (white arrow) etch features caused by atomic H exposure. The inset in (c) includes a small terrace (black arrow) consistent with an incomplete terrace.



30 min air exposure 5 min H dose @ 380 °C 460-480 °C anneal

30 min air exposure 30 min H dose @ 380 °C 460-480 °C anneal

Figure 4: 500×500 m² filled state STM images of InGaAs a) a typical decapped InGaAs(001) surface, with a surface step coverage (SSC) of 5.66%. In the decapped surface, there are both dark etch like features and incomplete terraces. For STM images b)-c) all samples were decapping, exposed to air for 30 minutes, and atomic H cleaned at 380°C and annealed at 460-480 °C. b) A sample atomic H cleaned at 380 °C for 5 minutes with SSC= 7.65%. Large increases in the dark etch features and incomplete terraces can be seen in comparison to the decapped surface. c) A sample atomic H cleaned at 380 °C for 30 min with SSC=12.8%. The images are corrected for global tilt.

After atomic H exposure, the presence of etch features reduces the terrace sizes. There are two types of etch features, dark pits, inset Figure 3(b), which shows removal of surface atoms in the plane of the terrace and incomplete terraces, inset Figure 3(c), which illustrates a terrace that has been almost completely etched with only a residual amount remaining. Comparing the decapped sample to the 30 minute high temperature (HT)

dose without anneal sample, it is clear that there is a sharp increase in the etch pits. After a HT anneal, distinct improvement is observed in the surface morphology as shown in Figure 3(c). The atomic H cleaned and annealed surface has etch feature densities similar to that of the clean surface.

Besides etch pits, step edges are a major defect that can reduce carrier mobility in the channel, because steps usually contain dangling bonds due to the under-coordinated bonding configuration. Figure 4 compares air exposed samples cleaned with atomic H for 5 minutes vs. 30 minutes; both samples are annealed to 460 °C after atomic H dosing. Using Scanning Probe Image Processor's (SPIP) grain analysis tool, the amount of the surface covered in edge features was quantified (step edges, horizontal and vertical defects). Typical decapped surfaces (Figure 4(a)) have a 5.6% surface coverage of step edges. A typical surfaces after a 30 minute air expose and 5 minute atomic H cleaning at 380 °C followed by 460 °C anneal have 7.6% surface safter a 30 minute air expose and a 30 minute atomic H cleaning at 380 °C followed by 460 °C have 12.8% surface coverage of step edges (Figure 4(c)), consistent with longer exposures generating more etch features.



30 min air exposure 30 min H dose @ -40 °C 460-480 °C anneal

30 min air exposure 200 °C anneal 30 min H dose @ -40 °C 460-480 °C anneal

Figure 5: 500×500 m² filled state STM image of InGaAs a) dose with atomic H for 30 minutes at -40 °C directly after exposure to air for 30 minutes. The images shows a high density of islands most likely unreduced oxide that was not full desorbed at low temperatures. b) STM image of a surface dose with atomic H at -40 °C for 30 minutes with a 200 °C anneal between air exposure and atomic H cleaning. The initial anneal before cleaning indicates the removal of water and other lower adsorbates can assist in the cleaning procedure.

Figure 5 shows STM images of atomic H cleaning at -40 °C. Directly after exposure to air for 30 minutes, the sample was dosed with atomic H for 30 minutes

at -40 °C with a final anneal of 460-480 °C, Figure 5(a). The surface shows large bright islands probably from residual oxide left after the atomic H cleaning. At sub O°C temperatures, the surface will condense water which might not be able to desorb during atomic H cleaning at -40 °C. However, if the sample is first annealed to drive off any residual water before cleaning, a -40 °C atomic H cleaning results in a surface morphology similar to the RT atomic H cleaned surface. Figure 5(b) shows a surface exposed to air for 30 minutes then annealed to 200 °C in UHV for 1.5 hours prior to atomic H cleaning for 30 minutes at -40 °C with a final anneal of 460-480 °C. The only major difference observed between the RT and the -40 °C atomic H dose surfaces is the number of steps on a $500 \times 500 \text{ nm}^2$ STM image. The surface shown in Figure 5(b) is consistent with inhomogeneous etching during atomic H cleaning at -40 °C.

The atomic H induced removal of the oxide layer involves multiple reactions. Atomic H can reduce Ga_2O_3 to Ga_2O and H_2O [20, 21, 32], and desorption of Ga_2O occurs at ~400°C [21, 37]. The influence of atomic H on In oxides has been assumed to be similar to that of Ga oxides [20]. Atomic H has been show to convert atomic As and As₂O₃ into AsH₃ and/or H₂O[38]. Atomic H at elevated temperature around 400 °C is known to remove As on GaAs[20, 21]. Furthermore, the desorption of As oxides and As₂/As₄ occurs around 400 °C [20, 21]. This atomic H induced volatilization of As is consistent with the reduction of any excess As defects on the atomic H clean surface. The absence of any oxides is likely due to the >300 Langmuir exposure which reduces any Ga_2O_3 or In_2O_3 to suboxides which are volatilized during annealing along with any As oxides.



Figure 6: 40×40 nm² filled state STM images of InGaAs surface after TMA dose at room temperature and annealed to 250 °C. The inset shows an expanded view of 7×7 nm² indicated by black square. The surface shows highly ordered horizontal row features (indicated by white arrow), consistent with a TMA induced surface reconstruction.

Following atomic H cleaning, the surface was exposed to TMA at room temperature and annealed to 250 °C, an STM of the TMA dosed surface can be seen in Figure 6. Figure 6(a) shows a 500×500 nm² STM image of the TMA dose on the atomic

H cleaned surface, showing a high nucleation density single monolayer film. The TMA induces a surface reconstruction creating a bulk like bonding configuration between the Al atoms and the surface As atoms[39]. A more detailing image is shown in Figure 6(b) The TMA passivation layer has horizontal rows of dimethyl aluminum. The surface is a highly ordered self-limiting layer that has high nucleation density. The self-limiting and high nucleation density are necessary for EOT scaling. The STM image of the TMA dosed surface is shown to satisfy key processing conditions: an atomically flat, high nucleation density, passivation layer; other scanning tunneling spectroscopy studies have shown this passivation layer unpins the Fermi level on InGaAs(001)-4×2 so the surface is electrically active [39].

<u>InP</u>: Figure 7(a) shows a STM image of InP after degassing an a 10 minute dose of atomic H at 380 °C. The surface shows removal of the native oxide by atomic H exposure. The native oxide reduction by atomic H of InP, InPO₄, to H₂O, PH₃, PH₂, InH, and In has been reported in literature [40]. Others report the reductions of InPO₄, In(PO₃)₃, and In₂O₃ [26, 41]. Most reports are consistent with atomic H lowering the cleaning temperature for InP, and the exposure time for InP needed to clean the native oxide being longer than for GaAs. Five minute exposures to atomic H were also performed, not shown, which also had large bright features and partial coverage of the clean ordered surface. As shown in Fig 7, 10 minute exposures of InP to atomic H showed residual bright features that are most likely uncleaned oxide.



10 min H dose @ 380 °C

10 min H dose@380 °C + 470 °C anneal

Figure 7: 500×500 nm² filled state STM image of InP a) after 10 minutes dose of atomic H at 380 °C, and b) after 10 minutes dose of atomic H at 380 °C plus a high temperature anneal to 470°C. The STM images show an InP after atomic H exposure generates a flat surface with the large etch features. The density of the etch features does not significantly decrease with high temperature annealing. The inset shows an example of one etch features present on an InP sample.

After 10 minute atomic H dose and high temperature annealing the InP surface shows some etch features indicated by the inset in Figure 7(b). These etch features are different from that of InGaAs: they are much larger and deeper. Unlike InGaAs etch

features, these InP etch features do not decrease in density with a high temperature anneal to 470 °C, Figure 7(b). The InP etch features could either be an etch pit to the InGaAs channel layer or impurities in the InP layer. The origin of these dark etch features is difficult to determine because a comparison to a decapped InP sample can not be performed. Fortunately, the density of the InP etch features can be controlled by the temperature during atomic H cleaning.

Other dosing parameters produced different surface reconstructions. Figure 8(a) shows a mixed surface reconstruction obtained after a 10 minute atomic H dose at 440 °C. Conversely, after atomic H dosing at higher temperatures, 460-480 °C, the results obtained show a single surface reconstruction, Figure 8(b). The surface reconstruction highly resembles that of the InGaAs(001)-(4×2) which is consistent STM of InP reported in literature [42]. Further studies on this surface are needed to ensure that at higher temperatures the InP layer is not fully etched and the remaining surface is the InGaAs channel.



10 min H dose @ 440 °C

5 min H dose @ 460-480 °C

Figure 8: 100×100 nm² filled state STM image of InP a) 10 minutes dose of atomic H at 440 °C, and b) 5 minute dose of atomic H at 460-480 °C. The STM images shows, at lower dosing temperatures, a mixed surface reconstruction is obtained as shown by the mixture of rows along the [110] and [1 T 0] directions. Conversely, for higher temperature atomic H cleaning, a single surface reconstruction highly resembles that of the InGaAs(001)-(4×2) which is consistent STM of InP reported in literature [42]. The black box in (b) indicates bright defect features. These bright defect features resemble incomplete terraces or material that did not properly arrange into the surface reconstruction.

Figure 9 shows STM images of an InP surface cleaned with atomic H for 5 minutes at 460-480 °C and dosed with TMA at room temperature followed by a 250 °C anneal. The InP surface after TMA exposure resembles that of the InGaAs surface after TMA exposure. The new ordered monolayer is perpendicular to that of the original InP

rows, and has 8Å spacing between the horizontal rows. An inset in Figure 9 shows the horizontal ordered monolayer more clearly.

The primary difference in surface quality between InP and InGaAs is the terrace sizes. With the present processing condition, the InP has slightly smaller terrace sizes. Furthermore, the atomic H cleaned InP(100) surface lacks the dark horizontal defects and the bright vertical defects observed on the decapped InGaAs surface. Conversely, the InP surface has more bright island features indicated by the rectangle in Figure 8.



TMA dose at RT 250C anneal

Figure 9: 40×40 nm² filled state STM images of InP surface cleaned with atomic H for 5 minutes at 460-480 °C after TMA dosing at room temperature and annealing to 250 °C. The inset shows an expanded view of 25×25 nm² image. The ordered surface reconstruction appears the same as the TMA dose on InGaAs.

Conclusion

In summary, atomic H cleaning is able to restore $InGaAs(001)-(4\times2)$ surface after air exposure. With STM, the removal of the oxide layer and restoration of the clean InGaAs surface reconstruction is observed, allowing for a gate-last or replacement-gate process. The difference between room temperature and high temperature is minimal, allowing for a wide process window that must be optimized for etch rates compatible with the device structure. The key process, which is common to both room temperature and high temperature atomic H cleaning, is the high temperature anneal which reduces the step edge density and increases the terrace size. It is likely, the process can easily be implemented with other atomic H sources as long as the atomic H is free from highenergy ions and chemical contaminants.

Atomic H was also performed on a 2nm InP layer on top of the InGaAs channel. STM showed that variation of the temperature of the sample during atomic H cleaning had a strong effect on the surface reconstruction. After cleaning at high temperature, the surface behaved very similar to that of InGaAs for TMA exposure, creating a highly ordered monolayer

Acknowledgments

This work was supported by NSF under Grant Nos. NSF-DMR-0706243, SRC-NCRC-1437.003, and an Applied Materials GRC fellowship. One of the authors (PH) acknowledges the financial support of Science Foundation Ireland under Grant Number: SFI/09/IN.1/I2633.

References

- 1. J. Robertson and B. Falabretti, Journal of Applied Physics, 100, 014111 (2006).
- 2. M. Passlack, J. K. Abrokwah, R. Droopad, Z. Y. Yu, C. Overgaard, S. I. Yi, M. Hale, J. Sexton and A. C. Kummel, *Ieee Electron Device Letters*, **23**, 508 (2002).
- 3. E. J. Kim, L. Q. Wang, P. M. Asbeck, K. C. Saraswat and P. C. McIntyre, *Applied Physics Letters*, **96**, 012906 (2010).
- 4. Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi and P. D. Ye, in *Electron Devices Meeting* (*IEDM*), 2009 *IEEE International*, p. 1 (2009).
- 5. E.-H. Roman, H. Yoontae and S. Susanne, *Journal of Applied Physics*, **108**, 124101 (2010).
- 6. C. H. Diaz, K. Goto, H. T. Huang, Y. Yasuda, C. P. Tsao, T. T. Chu, W. T. Lu, V. Chang, Y. T. Hou, Y. S. Chao, P. F. Hsu, C. L. Chen, K. C. Lin, J. A. Ng, W. C. Yang, C. H. Chen, Y. H. Peng, C. J. Chen, C. C. Chen, M. H. Yu, L. Y. Yeh, K. S. You, K. S. Chen, K. B. Thei, C. H. Lee, S. H. Yang, J. Y. Cheng, K. T. Huang, J. J. Liaw, Y. Ku, S. M. Jang, H. Chuang and M. S. Liang, in *Electron Devices Meeting, 2008. IEDM 2008. IEEE International*, p. 1 (2008).
- T. Tomimatsu, Y. Goto, H. Kato, M. Amma, M. Igarashi, Y. Kusakabe, M. Takeuchi, S. Ohbayashi, S. Sakashita, T. Kawahara, M. Mizutani, M. Inoue, M. Sawada, Y. Kawasaki, S. Yamanari, Y. Miyagawa, Y. Takeshima, Y. Yamamoto, S. Endo, T. Hayashi, Y. Nishida, K. Horita, T. Yamashita, H. Oda, K. Tsukamoto, Y. Inoue, H. Fujimoto, Y. Sato, K. Yamashita, R. Mitsuhashi, S. Matsuyama, Y. Moriyama, K. Nakanishi, T. Noda, Y. Sahara, N. Koike, J. Hirase, T. Yamada, H. Ogawa and M. Ogura, in *VLSI Technology, 2009 Symposium on*, p. 36 (2009).
- F. Arnaud, J. Liu, Y. M. Lee, K. Y. Lim, S. Kohler, J. Chen, B. K. Moon, C. W. Lai, M. Lipinski, L. Sang, F. Guarin, C. Hobbs, P. Ferreira, K. Ohuchi, J. Li, H. Zhuang, P. Mora, Q. Zhang, D. R. Nair, D. H. Lee, K. K. Chan, S. Satadru, S. Yang, J. Koshy, W. Hayter, M. Zaleski, D. V. Coolbaugh, H. W. Kim, Y. C. Ee, J. Sudijono, A. Thean, M. Sherony, S. Samavedam, M. Khare, C. Goldberg and A. Steegen, in *Electron Devices Meeting*, 2008. *IEDM* 2008. *IEEE International*, p. 1 (2008).
- K. Choi, H. Jagannathan, C. Choi, L. Edge, T. Ando, M. Frank, P. Jamison, M. Wang, E. Cartier, S. Zafar, J. Bruley, A. Kerber, B. Linder, A. Callegari, Q. Yang, S. Brown, J. Stathis, J. Iacoponi, V. Paruchuri and V. Narayanan, in *VLSI Technology*, 2009 Symposium on, p. 138 (2009).
- 10. Y. Taur and T. H. Ning, *Fundamentals of modern VLSI devices*, p. p., Cambridge University Press, Cambridge ; New York (2009).
- 11. P. Packan, S. Akbar, M. Armstrong, D. Bergstrom, M. Brazier, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, J.

Jopling, C. Kenyon, S. H. Lee, M. Liu, S. Lodha, B. Mattis, A. Murthy, L. Neiberg, J. Neirynck, S. Pae, C. Parker, L. Pipes, J. Sebastian, J. Seiple, B. Sell, A. Sharma, S. Sivakumar, B. Song, A. St. Amour, K. Tone, T. Troeger, C. Weber, K. Zhang, Y. Luo and S. Natarajan, in *Electron Devices Meeting (IEDM), 2009 IEEE International*, p. 1 (2009).

- 12. M. Milojevic, F. S. Aguirre-Tostado, C. L. Hinkle, H. C. Kim, E. M. Vogel, J. Kim and R. M. Wallace, *Applied Physics Letters*, **93**, 202902 (2008).
- C. L. Hinkle, A. M. Sonnet, E. M. Vogel, S. McDonnell, G. J. Hughes, M. Milojevic, B. Lee, F. S. Aguirre-Tostado, K. J. Choi, H. C. Kim, J. Kim and R. M. Wallace, *Applied Physics Letters*, 92, 071901 (2008).
- 14. C. H. Chang, Y. K. Chiou, Y. C. Chang, K. Y. Lee, T. D. Lin, T. B. Wu, M. Hong and J. Kwo, *Applied Physics Letters*, **89**, 242911 (2006).
- 15. M. Radosavljevic, G. Dewey, J. M. Fastenau*, J. Kavalieros, R. Kotlyar, B. Chu-Kung, W. K. Liu*, D. Lubyshev*, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, and and R. Chau, Non-Planar, Multi-Gate InGaAs Quantum Well Field Effect Transistors with High-K
- Gate Dielectric and Ultra-Scaled Gate-to-Drain/Gate-to-Source Separation for Low
- Power Logic Applications, in *Electron Devices Meeting*, 2010. IEDM 2010. IEEE International (2010).
- M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah and R. Chau, in *Electron Devices Meeting (IEDM), 2009 IEEE International*, p. 1 (2009).
- M. Radosavljevic, G. Dewey, J. M. Fastenau, J. Kavalieros, R. Kotlyar, B. Chu-Kung, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah and R. Chau, in *Electron Devices Meeting (IEDM), 2010 IEEE International*, p. 6.1.1 (2010).
- W. Weiss, R. Hornstein, D. Schmeisser and W. Gopel, *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, 8, 715 (1990).
- 19. E. J. Petit and F. Houzay, *Journal of Vacuum Science & Technology B*, **12**, 547 (1994).
- F. S. Aguirre-Tostado, M. Milojevic, C. L. Hinkle, E. M. Vogel, R. M. Wallace, S. McDonnell and G. J. Hughes, *Applied Physics Letters*, 92, 171906 (2008).
- M. Yamada, Y. Ide and K. Tone, *Japanese Journal of Applied Physics Part 2-Letters*, 31, L1157 (1992).
- 22. A. Khatiri, J. M. Ripalda, T. J. Krzyzewski, G. R. Bell, C. F. McConville and T. S. Jones, *Surface Science*, **548**, L1 (2004).
- J. A. Schaefer, T. Allinger, C. Stuhlmann, U. Beckers and H. Ibach, *Surface Science*, 251, 1000 (1991).
- 24. J. Szuber, Vacuum, 57, 209 (2000).
- 25. A. Khatiri, T. J. Krzyzewski, C. F. McConville and T. S. Jones, *Journal of Crystal Growth*, **282**, 1 (2005).
- 26. T. Kikawa, I. Ochiai and S. Takatani, Surface Science, 316, 238 (1994).
- 27. K. A. Elamrawi, M. A. Hafez and H. E. Elsayed-Ali, *Journal of Applied Physics*, 84, 4568 (1998).
- 28. M. A. Hafez and H. E. Elsayed-Ali, Journal of Applied Physics, 91, 1256 (2002).
- 29. F. Stietz, T. Allinger, V. Polyakov, J. Woll, A. Goldmann, W. Erfurth, G. J. Lapeyre and J. A. Schaefer, *Applied Surface Science*, **104-105**, 169 (1996).
- 30. T. Kikawa, I. Ochiai and S. Takatani, Surface Science, 316, 238 (1994).

- 31. R. P. H. Chang, C. C. Chang and S. Darack, *Journal of Vacuum Science & Technology*, **20**, 490 (1982).
- 32. P. Tomkiewicz, A. Winkler and J. Szuber, Applied Surface Science, 252, 7647 (2006).
- 33. J. W. Elzey, P. F. A. Meharg and E. A. Ogryzlo, *Journal of Applied Physics*, 77, 2155 (1995).
- 34. M. J. W. Rodwell, U. Singisetti, M. Wistey, G. J. Burek, A. Carter, A. Baraskar, J. Law, B. J. Thibeault, K. Eun Ji, B. Shin, L. Yong-ju, S. Steiger, S. Lee, H. Ryu, Y. Tan, G. Hegde, L. Wang, E. Chagarov, A. C. Gossard, W. Frensley, A. Kummel, C. Palmstrom, P. C. McIntyre, T. Boykin, G. Klimek and P. Asbeck, in *Indium Phosphide & Related Materials (IPRM), 2010 International Conference on*, p. 1 (2010).
- 35. M. J. W. Rodwell, M. Wistey, U. Singisetti, G. Burek, A. Gossard, S. Stemmer, R. Engel-Herbert, Y. Hwang, Y. Zheng, C. Van de Walle, P. Asbeck, Y. Taur, A. Kummel, B. Yu, D. Wang, Y. Yuan, C. Palmstrom, E. Arkun, P. Simmonds, P. McIntyre, J. Harris, M. V. Fischetti and C. Sachs, in *Indium Phosphide and Related Materials*, 2008. *IPRM* 2008. 20th International Conference on, p. 1 (2008).
- 36. W. Melitz, J. Shen, S. Lee, J. S. Lee, A. C. Kummel, R. Droopad and E. T. Yu, *Journal of Applied Physics*, **108**, 023711 (2010).
- 37. M. Yamada, Japanese Journal of Applied Physics Part 2-Letters, 35, L651 (1996).
- 38. S. J. Pearton, *Materials Science and Engineering B-Solid State Materials for Advanced Technology*, **10**, 187 (1991).
- 39. J. B. Clemens, E. A. Chagarov, M. Holland, R. Droopad, J. A. Shen and A. C. Kummel, *Journal of Chemical Physics*, **133**, 154704 (2010).
- 40. P. G. Hofstra, B. J. Robinson, D. A. Thompson and S. A. McMaster, *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films*, **13**, 2146 (1995).
- 41. Y. J. Chun, T. Sugaya, Y. Okada and M. Kawabe, *Japanese Journal of Applied Physics*, **32**, L287 (1993).
- 42. L. Li, Q. Fu, C. H. Li, B. K. Han and R. F. Hicks, *Physical Review B*, **61**, 10223 (2000).